

VDS= 20V


RDS(ON), Vgs@ 4.5V, Ids@3.6A <85mΩ

RDS(ON), Vgs@ 2.5V, Ids@ 2.0A < 115mΩ

Features

Advanced trench process technology

High Density Cell Design For Ultra Low On-Resistance



Maximum Ratings and Thermal Characteristics (TA = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V_{DS}	20	V	
Gate-Source Voltage	V_{GS}	± 8		
Continuous Drain Current	I_D	2.3	A	
Pulsed Drain Current ¹⁾	I_{DM}	8		
Maximum Power Dissipation ²⁾	P_D	TA = 25°	1.25	W
		TA = 75°C	0.8	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	°C	
Junction-to-Ambient Thermal Resistance (PCB mounted) ²⁾	R_{thJA}	100	°C/W	
Junction-to-Ambient Thermal Resistance (PCB mounted) ³⁾		166		







Notes

- 1) Pulse width limited by maximum junction temperature.
- 2) Surface Mounted on FR4 Board, $t \leq 5$ sec.
- 3) Surface Mounted on FR4 Board.


ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V, I_D = 10\mu A$	20			V
Drain-Source On-State Resistance ¹⁾	$R_{DS(on)}$	$V_{GS} = 4.5V, I_D = 3.6A$		70	85	m Ω
		$V_{GS} = 2.5V, I_D = 3.1A$		85	115	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	0.6			V
Zero Gate Voltage Drain Current I_{D0}	I_{DSS}	$V_{DS} = 16V, V_{GS} = 0V$		1		uA
		$V_{DS} = 20V, V_{GS} = 0V, T_J = 55^\circ C$			10	
Gate Body Leakage	I_{GSS}	$V_{GS} = \pm 8V, V_{DS} = 0V$			± 100	nA
Forward Transconductance ¹⁾	g_{fs}	$V_{DS} = 5V, I_D = 3.6A$		10	—	S
Dynamic						
Total Gate Charge	Q_g	$V_{DS} = 10V, I_D = 3.6A$ $V_{GS} = 4.5V$		5.4	10	nC
Gate-Source Charge	Q_{gs}			0.65		
Gate-Drain Charge	Q_{gd}			1.6		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 10V, R_L = 5.5\Omega$ $I_D \cong 3.6A, V_{GEN} = 4.5V$ $R_G = 6\Omega$		12	25	ns
Turn-On Rise Time	t_r			36	60	
Turn-Off Delay Time	$t_{d(off)}$			34	60	
Turn-Off Fall Time	t_f			10	25	
Input Capacitance	C_{iss}	$V_{DS} = 10V, V_{GS} = 0V$ $f = 1.0\text{ MHz}$		340		pF
Output Capacitance	C_{oss}			115		
Reverse Transfer Capacitance	C_{rss}			33		
Source-Drain Diode						
Max. Diode Forward Current	I_S				1.6	A
Diode Forward Voltage	V_{SD}	$I_S = 1.6A, V_{GS} = 0V$			1.2	V


¹⁾ Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power



Normalized Thermal Transient Impedance, Junction-to-Ambient

